ABSTRACT This paper investigates the consequences of several distinctive device characteristics of tunnel FETs (TFET), namely super-linear onset, uni-directional conduction, and the dominant gate-drain capacitance, regarding the energy consumption, propagation delay, and noise resilience. Simulations have shown that these TFET specific characteristics have a detrimental effect on the dynamic response. We also report that their impact remains significant when operating voltage is scaled. Thus device level optimizations are required to eliminate these attributes to take full advantage of TFETs small subthreshold swing and low voltage operation.
I. INTRODUCTION
Approaching to atomic scales, the energy efficiency of MOSFET is severely compromised due to short channel effects and the explosion in the leakage current. Tunnel FETs in which band-to-band tunneling (BTBT) is the main carrier injection mechanism allows sub 60mV/decade of subthreshold swing (SS) at room temperature owing to energy filtering undertaken by the BTBT process [1] . Consequently, compared to MOSFETs, TFETs may offer higher performance for the same leakage level or better energy efficiency for the same performance. In this context numerous work published in literature have established that devices with small SS such as tunnel FETs, offer a better power-delay trade-off [2] - [4] . Their advantage remain limited to low operating voltages, thus moderate performance applications, as their SS exhibits positive dependence on the gate-source voltage [5] .
Having small SS being the most important feature of TFET, its FET operation results in similar device characteristics to those of MOSFETs from a circuit design point of view, with few exceptions summarized in Table 1 . These features which are observed both in experiments and simulations have been studied extensively [6] - [10] . The implications of these attributes have been tackled in literature to a certain extent, especially the dominance of gate-drain capacitance (C GD ) and the ambipolar conduction [10] - [14] .
In this paper we study the consequences of three distinctive device characteristics (1) super-linear onset (2) uni-directional conduction and (3) dominant gatedrain capacitance regarding TFET based circuits' energy consumption, delay and noise resilience and demonstrate their non-scaling relative impact on the circuit performance with decreasing operating voltage via SPICE simulations.
II. TEMPLATE DEVICE
The structure and the parameters of the Si-based N-TFET device used in this work are given in Fig. 1 and Table 2 , respectively and default parameter set for silicon provided by Sentaurus has been used in TCAD simulations. Abrupt junctions are considered. P-type device is created symmetrically from the N-type simulation results.
In order to engage TFETs into the SPICE simulator that is used for circuit assessments, table based Verilog-A models are used. The tables for DC current and trans-capacitances are generated by Sentaurus Device 2010.12 simulator which uses a dynamic non-local BTBT model that takes tunneling current into account self consistently and dynamically determines the tunneling path starting from the beginning of the tunneling path with a direction of the valence band gradient [15] . Also, Shockley-Read-Hall recombination model has been activated to account for the trap-assisted tunneling under high electric field.
The template device is described in two dimensions. By default, SDevice assumes a 'thickness' (effective gate width along the z-axis) of 1µm. All the results presented here are obtained with this default value.
III. SPECIFIC TFET CHARACTERISTICS
The output characteristics of the investigated device are shown in Fig. 2 at various gate-source voltages. Due to the asymmetrical structure of TFETs, electron flow is allowed only from source to drain (uni-directional conduction) and when the drain-source voltage becomes negative the current flow is blocked by the built-in potential (off-region due to uni-directional conduction). The other commonplace TFET specific characteristic, super-linear onset is also observed at small drain-source voltages. The appearance of the superlinear onset is closely linked to the source-degeneracy level and to the selection of the allowed energy window where a change in the occupancy functions may give rise to an exponential-trend to the drain current [6] , [11] .
The device capacitances of the template TFET used in this work is shown in Fig. 3 . Contrary to the balanced distribution of gate-source and gate-drain capacitances in MOSFETs, in TFETs total gate capacitance is dominated by the gate-drain capacitance under all bias conditions which translates into large coupling between input and output of TFET-based logic gates in which devices are connected in the common source configuration [3] , [9] , [10] .
In the following sections, the discussion about the impact of these three distinctive TFET-related characteristics is pursued based on inverter simulation results. An inverter, which is composed of only 2 transistors, can be characterized with table-based models with no difficulty and little numeric error thanks to its simplicity and since it is the nucleus of the digital design its analysis can give us a lot insight about the advantages and shortcomings of a new technology. Fig. 4 shows the voltage transfer characteristic and small signal analysis results for the input and output impedance of the inverter when supply voltage (VDD) is 0.5V. Given the large gate-drain capacitance, and high gain at the transition point, a large jump in the mid-transition range is observed in the input capacitance due to the Miller effect. As for the output impedance (R OUT ), since both N-and P-TFET are in saturation R OUT is maximized in the transition point and at regions close to the supply rails the super-linear behavior of 234 VOLUME 3, NO. 3, MAY 2015 the P-or N-type TFET, depending on the bias condition, causes the output resistance to remain high and degrade the noise recovery feature as will be seen in the following sections.
IV. ANALYSIS OF DYNAMIC RESPONSE
In order to be factual about the performance of TFETs, it is important to evaluate them in their real working environment in which they are driven and loaded by other TFET gates.
In this regard, a chain of inverters built with silicon based TFET is simulated (Fig. 5) . The input signal of the first, third, fifth and seventh stages are shown at a rising edge. The input rise/fall time (t rf ) of the first stage's input is adjusted to work conditions of the preceding stages iteratively to eliminate a phantom boost in the operation speed. The operation of the middle stages in the inverter chain are closer to the real environment in an integrated circuit; since they are conditioned by another identical stage, and the effect of dominant gate-drain capacitance and super-linear onset are noticeable.
When the switching occurs, the mid-stages' inputs show large overshoots due to the coupling between their inputs and outputs with the gate-drain capacitances of the N-and P-type transistors. As the input signal rises and the output decreases, the drain-source voltage of the N-TFET becomes small and the device goes into the super-linear region in which the current follows an exponential trend with drainsource voltage. Therefore relatively long settling times and settling time-propagation delay ratios are obtained, compared to conventional CMOS. Moreover when the loading stage's switching is triggered, the charge injection from its Miller capacitance also slows down the driver stage's settling behavior. The graph on the bottom in Fig. 5 shows the effect of this distorted waveform on the energy consumption.
The excess energy consumption is calculated as 15%-35% at various supply voltages. For this particular TFET, this effect is not a showstopper however depending on the design and the enhancement of the Miller effect and super-linearity it may become a concern. It has been verified that the excess energy is not due to the short-circuit current by measuring the energy consumption of a fanout-1 inverter at various t rf and at various VDD (Fig. 6 ). The energy consumption remains unchanged for inputs with t rf up to a certain value which is much larger than the nominal t rf for each VDD indicating that there is negligible short circuit power and most of the power is dissipated to charge/discharge the load capacitance including the driver's own output capacitance. Nominal t rf is defined as the rise/fall time of an inverter when it is driven by and driving an identical stage in a long inverter chain. When the input transition slows down uncommonly, the transistors remain on for longer time and the energy consumption increases as seen in Fig. 6 . 
A. IMPACT OF THE COUPLING CAPACITANCE ON DELAY AND ENERGY CONSUMPTION
In order to identify the impact of the high coupling capacitance between the input and output of a logic gate on the energy consumption and the delay the circuit shown in Fig. 7 is simulated. The circuit is composed of two branches triggered by the same ideal pulse source: the first branch is built with two inverters (inverter-1 and inverter-2) and a fixed capacitive load at its output, the second branch has also the same configuration except that the driver stage (inverter-3) is isolated from the loading stage (inverter-4) with a voltage controlled voltage source with gain equal to 1. The load capacitance of inverter 3 is chosen such that it has the same propagation delay as inverter 1.
The waveforms obtained at 1 KHz frequency and 0.4V supply voltage are shown in Fig. 8 . When the input starts rising the outputs of inverter-1 (n1) and inverter-3 (n3) rise as well due to the large coupling capacitance between their inputs and outputs. As the input rises further, sink devices (NTFETs) turn on and n3 falls gradually until the completion of the switching event, whereas n1 shows humpshaped discharge behavior. This is caused by the charge injection from the load stage. Inverter-2's Miller capacitance which was charged in the previous edge starts to be discharged into node-n1 as n2 starts to increase. Consequently the N-TFET of inverter-1 is forced to sink more current keeping its drain-source voltage high which gives rise to a distorted waveform.
The energy consumption of inverter-1 and -3 are compared in Fig. 9 . Although their propagation delays are equal, the energy consumption of inverter-1 is notably higher than that of inverter-3 at various supply voltages, illustrating the impact of the Miller capacitance on the energy consumption.
As far as delay is concerned, the Miller effect can be identified by comparing the delays of inverter-2 and inverter-4. They drive the same capacitive load therefore their energy consumption are identical. Their inputs are identical in terms of timing as well if the 50% transition is taken as a reference. However the hump-shaped behavior at node-n1 causes the delay of inverter-2 to be significantly larger than that of inverter-4 (Fig. 10) . Therefore with such nonlinear waveforms the timing analysis can be tedious with classical delay models. 
FIGURE 9. Energy consumption of inverters 1 and 3 with respect to supply voltage, showing that the Miller effect is increasing the energy consumption with a nonscaling factor as supply voltage changes.

FIGURE 10. Propagation delay of inverters 2 and 4 with respect to supply voltage, showing that the Miller effect is increasing the delay with a nonscaling factor as supply voltage changes.
In conclusion, it is observed that the Miller effect does not only cause over/undershoots in the waveforms but also increases the energy consumption, distorts the settling behavior which results in the increase of the preceding stage's delay and makes the gate characterization more complex.
B. IMPACT OF THE OFF REGION DUE TO UNI-DIRECTIONAL CONDUCTION AND SUPER-LINEAR ONSET ON CROSSTALK
As process geometries shrink, interconnect traces grow closer and signal paths become longer (due to the increase in the chip area) resulting in inter-trace capacitance and consequently electromagnetic coupling (crosstalk) between wires (aggressors and victims) to become more pronounced. Crosstalk is exacerbated by short the rise/fall times and when the coupling capacitance is a large portion of the victim node's total capacitance. Cross talk is a very important concept in integrated circuit design as it may jeopardize the signal integrity by changing the signal arrival times and causing glitches. When a gate is idle, i.e., its output is settled close to either ground or supply voltage level, any coupling from the neighbor paths or other noise sources should be suppressed by the holding resistance of the gate by discharging/charging the excess/missing charge to the ground or from the power supply and the voltage at the output node should be maintained in order to prevent malfunction or performance degradation. Noise coupling can cause a path (victim) to change within or beyond rail voltages, depending on the switching direction and the victim's output potential. If noise coupling causes the victim node to go beyond supply rails, the device responsible for the output stability should be able to sink or source current when its drain-source potential polarity changes. For CMOS gates, this is not a concern due to their symmetrical structure (p/n/p, n/p/n), however, since TFETs have an asymmetrical structure (p/i/n) and the current flow from the p region to the n region is normally blocked by the built-in potential (Fig. 11) .
Therefore, having sufficiently a small output resistance at small positive and negative drain-source voltages when the gate is idle is very important for dynamic noise range and a fast recovery from the undesired charge coupling. In this context, the super-linearity and uni-directional conduction characteristics of TFETs are not desirable. If the noise coupling takes place while the victim is switching, noise coupling can cause significant delay variation and degrade the performance.
To assess the susceptibility of TFETs to crosstalk, an exemplary situation, the circuit shown in Fig. 12 , is simulated. There are two signal paths built with repeaters of equal driving strengths coupled to each other via a coupling capacitance (C Coupling ). The influence of the switching of the aggressor line is investigated on a device under test (DUT) in the victim line for various coupling rates and timing of the noise coupling. Fig. 13 shows the delay variation of the victim gate with respect to the time lag between the switching events of the victim and the aggressor paths when they switch in the same direction, i.e., rising (falling) edge of the victim path lags the rising (falling) edge of the aggressor path with victim-aggressor-time-lag. A negative victimaggressor-time-lag indicates that the victim is leading the aggressor. As the switching events of the two paths move further away from each other, i.e., victim-aggressor-time-lag is most negative and most positive, and when it is close to zero, i.e., two paths switch at the same time, the delay of the victim approaches its nominal value. Nominal delay values are obtained when isolated from the aggressor by connecting the DUT's noise coupling capacitance to ground. When the time lag is not large enough to allow the victim to recover from the coupled noise before its switching starts, as the initial condition of its output is changed from its nominal value, its propagation delay varies as well. In general, the delay of the victim gate reduces because the aggressor is switching in the same direction as the victim. When the coupling capacitance increases, the variation of the delay due to crosstalk is aggravated such that the delay can increase by as much 50% from its nominal value in the case where the coupling ratio is 50%. Furthermore, in this case it is observed that the effect of crosstalk can cause the delay to increase when the victim leads the aggressor, due to the coupling of the large overshoot/undershoot on the aggressor which is in the opposite direction of the victim's switching. The coupling ratio is defined as coupling capacitance/total node capacitance, where total node capacitance includes the driver's output, loading stage's input and the (noise) coupling capacitance.
The transient waveforms on the bottom graph in Fig. 13 show the input of the victim gate (black curve) and its output for various coupling capacitances at victim-aggressortime-lag=−20µs. Higher coupling capacitance results in more charge injection which in turn increases the recovery time of the TFET-based inverters significantly with respect to the operation frequency. The limiting factor for its weak recovery behavior in this case is the low drain current of TFETs when their drain-source voltage changes sign (uni-directional conduction). The simulated devices have negligible current when their drain-source voltage changes polarity and rise up to 0.5V. Fig. 14 shows the delay variation of the victim gate with respect to the time lag between the switching events of the victim and the aggressor path when they switch in opposite directions, i.e., rising (falling) edge of the victim path lags the falling (rising) edge of the aggressor path with victimaggressor-time-lag. Since the aggressor's switching direction is different from the victim's, the victim has to fight back against the effect of the noise, contrary to the case where switching directions are the same, therefore the main trend of the delay is to increase with the time lag. The delay curves of the victim gate (symbol curves) are expected to approach to their nominal values (solid curves) for large time lags which appear to be larger than 50µs for the simulated devices when large coupling capacitances are present. For the case where coupling capacitance is only a quarter of the total capacitance, the delay goes down to its normal values within the simulated time lag values. When the time lag is negative, meaning the victim's rising (falling) edge leads the falling (rising) edge of the aggressor the gate delay reduces due to the over/ undershoots on the aggressor signal which is in the direction of the victim's switching.
In conclusion, the super-linear onset and the unidirectional conduction present in TFET characteristics results in high holding resistance and degrade the noise resilience of TFET-based logic gates. Simulation results showed that the crosstalk between the traces, even at moderate frequencies and reasonable coupling ratios, can induce a large variation on the propagation delay up to ±50%.
V. CONCLUSION
In conclusion, we demonstrate that the transient responses of the TFET-based logic gates are severely degraded by the dominant gate-drain capacitance, super-linear onset and onedirectional conduction in a real working environment where gates are driven and loaded by other TFET-based gates. It is observed that the dominance of gate-drain capacitance increases the energy consumption, distorts the settling behavior significantly which results in the increase of the preceding stage's delay and makes the gate characterization more complex. Concerning the noise resilience of TFET-based gates, device level optimization or circuit level solutions are 238 VOLUME 3, NO. 3, MAY 2015 required in order to eliminate/weaken the super-linear onset and uni-directional conductance in the off region.
